106 lines
4.0 KiB
C
106 lines
4.0 KiB
C
/*
|
|
*
|
|
* BRIEF MODULE DESCRIPTION
|
|
* ITE 8172 Interrupt Numbering
|
|
*
|
|
* Copyright 2000 MontaVista Software Inc.
|
|
* Author: MontaVista Software, Inc.
|
|
* ppopov@mvista.com or source@mvista.com
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
* option) any later version.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
|
|
* WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
|
|
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
|
|
* NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
|
|
* USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
|
|
* ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along
|
|
* with this program; if not, write to the Free Software Foundation, Inc.,
|
|
* 675 Mass Ave, Cambridge, MA 02139, USA.
|
|
*/
|
|
|
|
#ifndef _GSC3280_INT_H
|
|
#define _GSC3280_INT_H
|
|
|
|
#define GSC3280_DMA_IRQ 0
|
|
#define GSC3280_NFC_IRQ 1
|
|
#define GSC3280_SD_IRQ 2
|
|
#define GSC3280_MAC_IRQ 3
|
|
#define GSC3280_LCDC_IRQ 4
|
|
#define GSC3280_USB_IRQ 5
|
|
#define GSC3280_SPI0_IRQ 6
|
|
#define GSC3280_SPI1_IRQ 7
|
|
#define GSC3280_SCI0_IRQ 8
|
|
#define GSC3280_SCI1_IRQ 9
|
|
#define GSC3280_PS20_IRQ 10
|
|
#define GSC3280_PS21_IRQ 11
|
|
#define GSC3280_UART0_IRQ 12
|
|
#define GSC3280_UART1_IRQ 13
|
|
#define GSC3280_UART2_IRQ 14
|
|
#define GSC3280_UART3_IRQ 15
|
|
#define GSC3280_UART4_IRQ 16
|
|
#define GSC3280_UART5_IRQ 17
|
|
#define GSC3280_UART6_IRQ 18
|
|
#define GSC3280_UART7_IRQ 19
|
|
#define GSC3280_I2S_IRQ 20
|
|
#define GSC3280_I2C_IRQ 21
|
|
#define GSC3280_CAN_IRQ 22
|
|
#define GSC3280_KEYPAD_IRQ 23
|
|
#define GSC3280_KEYPAD_WAKE_IRQ 24
|
|
#define GSC3280_PWM_IRQ 25
|
|
#define GSC3280_TIMER_IRQ 26
|
|
#define GSC3280_WATCHDOG_IRQ 27
|
|
#define GSC3280_GPIO_IRQ 28
|
|
#define GSC3280_ADC_IRQ 29
|
|
#define GSC3280_BUSERR_IRQ 30
|
|
|
|
|
|
#define GSC3280_IRQ(x) (x+MIPS_CPU_IRQ_BASE+8)
|
|
|
|
#define EXT_GSC3280_DMA_IRQ GSC3280_IRQ(0)
|
|
#define EXT_GSC3280_NFC_IRQ GSC3280_IRQ(1)
|
|
#define EXT_GSC3280_SD_IRQ GSC3280_IRQ(2)
|
|
#define EXT_GSC3280_MAC_IRQ GSC3280_IRQ(3)
|
|
#define EXT_GSC3280_LCDC_IRQ GSC3280_IRQ(4)
|
|
#define EXT_GSC3280_USB_IRQ GSC3280_IRQ(5)
|
|
#define EXT_GSC3280_SPI0_IRQ GSC3280_IRQ(6)
|
|
#define EXT_GSC3280_SPI1_IRQ GSC3280_IRQ(7)
|
|
#define EXT_GSC3280_SCI0_IRQ GSC3280_IRQ(8)
|
|
#define EXT_GSC3280_SCI1_IRQ GSC3280_IRQ(9)
|
|
#define EXT_GSC3280_PS20_IRQ GSC3280_IRQ(10)
|
|
#define EXT_GSC3280_PS21_IRQ GSC3280_IRQ(11)
|
|
#define EXT_GSC3280_UART0_IRQ GSC3280_IRQ(12)
|
|
#define EXT_GSC3280_UART1_IRQ GSC3280_IRQ(13)
|
|
#define EXT_GSC3280_UART2_IRQ GSC3280_IRQ(14)
|
|
#define EXT_GSC3280_UART3_IRQ GSC3280_IRQ(15)
|
|
#define EXT_GSC3280_UART4_IRQ GSC3280_IRQ(16)
|
|
#define EXT_GSC3280_UART5_IRQ GSC3280_IRQ(17)
|
|
#define EXT_GSC3280_UART6_IRQ GSC3280_IRQ(18)
|
|
#define EXT_GSC3280_UART7_IRQ GSC3280_IRQ(19)
|
|
#define EXT_GSC3280_I2S_IRQ GSC3280_IRQ(20)
|
|
#define EXT_GSC3280_I2C_IRQ GSC3280_IRQ(21)
|
|
#define EXT_GSC3280_CAN_IRQ GSC3280_IRQ(22)
|
|
#define EXT_GSC3280_KEYPAD_IRQ GSC3280_IRQ(23)
|
|
#define EXT_GSC3280_KEYPAD_WAKE_IRQ GSC3280_IRQ(24)
|
|
#define EXT_GSC3280_PWM_IRQ GSC3280_IRQ(25)
|
|
#define EXT_GSC3280_TIMER_IRQ GSC3280_IRQ(26)
|
|
#define EXT_GSC3280_WATCHDOG_IRQ GSC3280_IRQ(27)
|
|
#define EXT_GSC3280_GPIO_IRQ GSC3280_IRQ(28)
|
|
#define EXT_GSC3280_ADC_IRQ GSC3280_IRQ(29)
|
|
#define EXT_GSC3280_BUSERR_IRQ GSC3280_IRQ(30)
|
|
|
|
|
|
#define GSC3280_LAST_IRQ 30 //SOC_SOC_GPIO_IRQ
|
|
#define MIPS_CPU_TIMER_IRQ (NR_IRQS-1)
|
|
|
|
#endif
|